

Revision : 1.12

PAGE	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A0, B0
09	RS780 HT-LINK I/F
10	RS780 SYSTEM I/F,STRAP,DVI
11	RS780 POWER & GND
12	IDT 9LPRS485C
13	ATI SB710 PCIE/PCI/CPU/LPC/CLK
14	ATI SB710 ACPI/USB/GPIO/AUDIO
15	ATI SB710 SATA/IDE/HWM/SPI
16	ATI SB710 POWER & GND
17	PCI EXPRESS x16 ,x1
18	PCI SLOT
19	LAN AR8151/8152
20	ALC887-VD2
21	RGB, COM, F_USB ,USB
22	IT8728DX,Dual-BIOS FAN/HWMO
23	ATX, FRONT PANEL
24	VCORE(RT8868+RT9612)
25	POWER SEQUENCE,EUP

[illegible]

Model Name:GA-78LMT-S2

Component value change history

Version: 1.12


P-Code: U99098-0

[illegible]

Circuit or PCB layout change for next version

[illegible]

RS780L CUSTOMER DESKTOP DESIGN




L0_CADIN_L[0..15] <9>
L0_CADIN_H[0..15] <9>

L0_CADOUT_L[0..15] <9>
L0_CADOUT_H[0..15] <9>

M2CPUA


HYPERTRANSPORT



CPU-SK/941AM3/S/15u[10SC1-A01942-01R_10SC1-A01942-02R]

CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B






L0_CADIN_L[0..15] <L0_CADIN_L[0..15] <4>
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] <4>
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] <4>
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] <4>

PART 1 OF 6

HYPER TRANSPORT CPU I/F




EXP_A_RXP[0..15] >>>EXP_A_RXP[0..15] <17>
EXP_A_RXN[0..15] >>>EXP_A_RXN[0..15] <17>
EXP_A_TXP[0..15] >>>EXP_A_TXP[0..15] <17>
EXP_A_TXN[0..15] >>>EXP_A_TXN[0..15] <17>

PART 2 OF 6

PCIE I/F GFX

PCIE I/F GPP

PCIE I/F SB




NB_HS[12SPS-SA0502-01R_12SPS-SA0502-02R]

GIGABYTE™

RS780 HT-LINK I/F


Size Custom Document Number GA-78LMT-S2 Rev 1.12


Date: Friday, August 24, 2012 Sheet 9 of 27




RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDL18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDL33	+3.3V	NC	NC





- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN



watch dog --
RESTORE# 接 RESET

	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

**SEL_HTT66/REF0		OUT 3.3V 14.318MHz REF output.
IN	Low	100MHz differential HT clock, (Internal 120KΩ pull-down)
	High	66MHz 3.3V single ended HT clock.

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* the GFX_REFCLK input is required for all cases


GIGABYTE™

Title			RTM880T-792	
Size	Document Number	GA-78LMT-S2		Rev
Custom				1.12
Date:	Friday, August 24, 2012	Sheet	12	of 27




PLACE THESE PCIE AC COUPLING
CAPS CLOSE TO U600


S.B HEATSINK




SB_HS[12SP2-SA0301-01R_12SP2-SA0301-02R_12SP2-SA0301-03R]



SHW/D0.64*5.08*6.74




Note: LDT_PG, LDT_STP# & LDT_RST# are OD and require a PU to the CPU I/O rail. They are also in the S5 domain to prevent glitching at power up.




	PCLK2	PCLK3
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT

BIOS after boot setting
EC AOD-ACC



	LPC_CLK0	LPC_CLK1
PULL HIGH	IMC ENABLED	CLKGEN ENABLED
PULL LOW	IMC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT




CLR_CMOS	RTCVDV
SHORT	CLEAR CMOS
OPEN	NORMAL

NOT ADD ICT FOR RTCVDV PIN

GIGABYTE™

Title		ATI SB710 PCIE/PCI/CPU/LPC	
Size	Document Number	Rev	
Custom	GA-78LMT-S2	1.12	
Date:	Thursday, October 04, 2012	Sheet	13 of 27





PLACE SATA AC COUPLING
CAPS CLOSE TO SB600

SB700

Part 2 of 5

SERIAL ATA

ATA 66/100/133

SPI ROM

HW MONITOR

SATA PWR

U2B

AD9

AE9

AB10

AC10

AE10

AD10

AD11

AE11

AB12

AC12

AE12

AD12

AD13

AE13

AB14

AC14

AE14

AD14

AD15

AE15

AB16

AC16

AE16

AD16

Y12

AA12

W11

AA11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

AD9

AE9

AB10

AC10

AE10

AD10

AD11

AE11

AB12

AC12

AE12

AD12

AD13

AE13

AB14

AC14

AE14

AD14

AD15

AE15

AB16

AC16

AE16

AD16

Y12

AA12

W11

AA11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

AD9

AE9

AB10

AC10

AE10

AD10

AD11

AE11

AB12

AC12

AE12

AD12

AD13

AE13

AB14

AC14

AE14

AD14

AD15

AE15

AB16

AC16

AE16

AD16

Y12

AA12

W11

AA11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

AD9

AE9

AB10

AC10

AE10

AD10

AD11

AE11

AB12

AC12

AE12

AD12

AD13

AE13

AB14

AC14

AE14

AD14

AD15

AE15

AB16

AC16

AE16

AD16

Y12

AA12

W11

AA11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

AD9

AE9

AB10

AC10

AE10

AD10

AD11

AE11

AB12

AC12

AE12

AD12

AD13

AE13

AB14

AC14

AE14

AD14

AD15

AE15

AB16

AC16

AE16

AD16

Y12

AA12

W11

AA11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

AD9

AE9

AB10

AC10

AE10

AD10

AD11

AE11

AB12

AC12

AE12

AD12

AD13

AE13

AB14

AC14

AE14

AD14

AD15

AE15

AB16

AC16

AE16

AD16

Y12

AA12

W11

AA11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

AD9

AE9

AB10

AC10

AE10

AD10

AD11

AE11

AB12

AC12

AE12

AD12

AD13

AE13

AB14

AC14

AE14

AD14

AD15

AE15

AB16

AC16

AE16

AD16

Y12

AA12

W11

AA11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

W11

W12

AD9

AE9

AB10

AC10

AE10

AD10

AD11

AE11

AB12

AC12

AE12

AD12

AD13

AE13


AB14


AC14

AE14





AD14


AD15






PCI SLOT 1,2








LINE OUT
FRONT OUT




LINE-IN



MIC






INTEL FRONT AUDIO







Fix AP issue
0713 realtek fix 0 ohm
Put on Codec Bottom side


GIGABYTE™			
ALC887-VD2			
Size	Document Number	Rev	
Custom	GA-78LMT-S2	1.12	
Date:	Thursday, October 04, 2012	Sheet	20 of 27








The schematic diagram illustrates the power supply section of the APW2*12IV/VA/SN2SHK/PA66 power supply unit. The central component is the ATX power connector, which provides input voltages of 3.3V, -12V, 5V, and 12V. The circuit includes several capacitors for filtering and regulation: BC155 (0.1U/4/X7R/16V/K) for -ATX_PSON, BC159 (0.1U/4/Y/25V/X) for VCC, BC160 (10u/8/X5R/6.3V/K) for 5VSB, BC164 (0.1U/4/Y/25V/X) for VCC, BC165 (0.1U/4/X7R/16V/K) for 5VSB, BC166 (0.1U/4/X7R/16V/K) for 5VSB, and C190 (22U/8/X5R/6.3V/M) for VCC. The output terminals are labeled VCC, -ATX_PSON, PWOK, and 5VSB. The power supply is labeled APW2*12IV/VA/SN2SHK/PA66.











ISL6545 R9=>0, R8=>NC
RT8120 R9=>NC, R8=>0

